TIMING CIRCUIT AND METHOD OF CHANGING CLOCK PERIOD

Abstract

The object of this invention is to provide a timing circuit that can change a clock period with low power consumption. The timing circuit includes a clock generator 11, comparators 12 and 13 for comparing an inputted control voltage TDV and reference voltages VR, respectively, retaining circuits 18 and 19 for retaining outputs of the comparators, respectively, and circuits 20, 21 and 22 for producing timing pulses TDT as an output thereof based on outputs of the retaining circuits and clock signals outputted from the clock generator. Each comparator receives a first clock signal SS outputted from the clock generator and is operated only for a time corresponding to a short pulse width of the first clock signal SS.